· Daily Matrices
· DAC Pavilion Panels
· Management Day@DAC
· Wireless Wednesday
· Search the Program
· Keynotes
· Papers
· Panels
· Special Sessions
· Monday Tutorial
· Friday Tutorials
· Intro to EDA
· Integrated Design Systems Workshop
· UML for SoC Design
· Women's Workshop
· RTL Handoff
· Core-based SoC Design
MONDAY
|
TUESDAY |
WEDNESDAY
|
THURSDAY
|
FRIDAY
Speaker's Breakfast is in Room 205AB at 7:30 am Tuesday, Wednesday and Thursday.
TUESDAY
Exhibit Hours - 9:00 am to 6:00 pm
OPENING SESSION & KEYNOTE SPEAKER
8:30 - 10:15 am | Ballroom ABC
How Does One Define Technology Now That
Classical Scaling Is Dead (and Has Been for Years)?
Bernard S. Meyerson
IBM Fellow,Vice President and Chief Technologist,
Systems and Technology Group, IBM Corp.
BREAK 10:15 - 10:30 am
Ses#
Mgmt. Day
Session 1
Session 2
Session 3
Session 4
Session 5
10:30 to 12:00
PANEL:
Differentiate
and Deliver
(CEO Panel)
SPECIAL
SESSION: Error-
Tolerant Design
Micro-
architecture-
Level Power
Analysis and
Optimization
Leakage
Analysis and
Optimization
Analog
Macro-
modeling
LUNCH Noon - 2:00 pm
Ses#
Session 6
Session 7
Session 8
Session 9
Session 10
Mgmt. Day
Session 100
HoT
2:00 to 4:00
PANEL:
ESL:
Tales
from the
Trenches
Statistical Timing Analysis
Embedded
Software
Advances in
Design-
for-
Testability
Methods
Advances in Boundary
Element
Methods for
Parasitic
Extraction
Choosing
Flows and
Methodologies
for
SoC Design
BREAK 4:00 - 4:30 pm
Ses#
Session 11
Session 12
Session 13
Session 14
Session 15
Mgmt. Day
Session 150
4:30 to 6:30
PANEL:
DFM
Rules!
Recent Advances in Signal Integrity
Physical
Considerations
in High-Level
Synthesis
Architectures
for Cryptography
and Security
Applications
Performance,
Energy,
and
Fault-
Tolerance
for MPSoC
How to
Determine the
Necessity for
Emerging
Solutions
6:30 to 8:00