

---

# Soft-error-rate estimation in sequential circuits utilizing a scan ATPG tool

°Masaki Shimada, Michio Komoda,  
Yoshiaki Fukui, Minoru Ito\*, and Kan Takeuchi


Renesas Technology Corp., Tokyo, Japan

(\*) Hitachi Information & Communication Engineering, Ltd. Tokyo JAPAN

Shimada.masaki@renesas.com

# Background


RAM-ECC in reliable products for automotive and medical use could make logic SER dominant.



# Derating Factors for the SER

The following two derating factors alleviate the soft-errors in logic circuits.


➔ Accurate estimation of derating factors is important.



This work

**Logical Derating**  
Masking of error propagation

**Timing derating**




# Motivation


The LD estimation of general simulation method is too elaborate, consuming extensive time.

- statistical fault injection (SFI) using gate-level netlists, or using latch-accurate RTL.

➔ This work: a simple but accurate method for LD estimation using a traditional scan ATPG tool.




The propagation probability of AND circuit is 0.5.  
The upset data of FFb always affects the FF1 or FF2.




Analytical Estimation :  $LD=1-(1.0-0.5)^2=0.75$   
Scan method :  $LD=1$

# LD Estimation Methodology

It utilizes scan ATPG tool with the scan-test data in the product design flow , and thereby would not require any additional preparation nor input vectors.



# LD Fault Database



SCAN-IN Random-pattern trial	FF number							Logic derating (LD) = "V" ratio	
	1	2	3	4	5	.....	50582	for each trial	Cumulative for N-trial
1	V	V				.....	V	0.254	0.254
2	V				V	.....		0.249	0.252
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
10000	V		V			.....	V	0.245	0.252
LD for each FF	1.00	0.05	0.01	0.13	0.85	.....	0.25		0.252

Note: Stuck-at-0 and stuck-at-1 faults are not distinguished.


**Statistically  
averaged LD**

# LD Estimation Result

The LDs for each trial are in the range of 22%~28%.


The product microcontroller with approximately 50k FF cells is used for this feasibility study.

The one trial run-time is about 4 seconds.




# LD Distribution for 50k FF

Around 25K out of 50k FFs have the LD less than 5%.  
Around 10% out of 50k FFs always propagate the injected fault to the next stage.



# Chip LD Estimation

The chip LD (LD<sub>chip</sub>) should be smaller than the LD at one-clock cycle (LD<sub>single</sub>), because the fault reaches to the output after several clock cycles.



Num. of CLK to reach output	FF ratio (a)	Logic derating for multi-cycle (b)	contribution (a) X (b)
0	$p$	100%	$p$
1	$(1-p)/3$	$s$	$s * (1-p)/3$
2	$(1-p)/3$	$s^2$	$(s^2) * (1-p)/3$
3	$(1-p)/3$	$s^3$	$(s^3) * (1-p)/3$

Total LD<sub>chip</sub> :  $p + (s+s^2+s^3)*(1-p/3)$

$p$ : FF ratio directly coupled to output,  
 $s$ : propagation ratio from FF to FF at one cycle

# Logic Derating for Multi-Clock Cycle

The LD<sub>chip</sub> can be estimated as follows.

$$LD_{chip} = p + \left( \sum_{m=1}^n s^m \right) \times (1 - p) / n$$
$$= p + \{ s \times (1 - s^n) / (1 - s) \} \times (1 - p) / n \dots (1)$$

The “p” (FF ratio directly coupled to the output) ← LD distribution results.  
The “s” (propagation rate from FF to FF) ← eq. (2)  
The “n” (Average clock-cycle from input to output) ← FF stage estimation

The LD<sub>single</sub> is equal to that obtained from the scan method.

$$LD_{single} = p + s \times (1 - p) = 25\% \dots \dots \dots (2)$$



The “p” is 10% so the “s” is 17%.

**s ~ 17%**

# Average Clock Cycle from Inputs to Output

The “n” (average clock cycle from input to output) is around 5.


FF stage MEDIAN=6  
→ FF-to-FF 5cycle



**n ~ 5**  
n: average clock cycle from input to output

# Logic Derating for Multi-Clock Cycle

The LDchip is estimated to be 12%~13% at  $n=5$ .



# Summary

---

- The methodology for simple and accurate SER estimation in sequential circuits including the logic derating was proposed.
- It utilizes scan ATPG tool with the scan-test data in the product design flow, and thereby would not require any additional preparation nor input vectors.
- The  $LD_{\text{chip}}$  was estimated to be 12%~13% for an embedded-processor.

---

# REFERENCES

- [1] R.Baumann, "The Impact of technology scaling on soft error rate performance and limits to the efficacy of error correction," in Proc. IEDM, 2002, pp.329-332.
- [2] P.Shivakumar, M.Kistler, S.W.Keckler, D.Burger and L.Alvisi, "Modeling the effect of technology trends on the soft error rate of combinational logic," in Proc. Int. Conf. Dependable Systems and Networks, 2002, pp.389-398.
- [3] H.T.Nguyen, Y.Yagil, N.Seifert and M.Reitsma, "Chip-level soft error estimation method," IEEE Trans. Device and Mater. Rel., vol.5, no.3, pp.365-381, 2005.
- [4] N.Seifert and N.Tam, "Timing vulnerability factors of sequentials," IEEE Trans. Device and Mater. Rel., vol.4, no.3, pp.516-522, 2004.
- [5] S.Mitra, N.Seifert, M.Zhang, Q.Shi and K.S.Kim, "Robust system design with built-in soft-error resilience," IEEE Computer, vol.28, no.2, pp.43-52, 2005.
- [6] N.J.Wang, J. Quek, T.M.Rafacz and S.J.Patel, "Characterizing the effects of transient faults on a highperformance processor pipeline," in Proc. Int. Conf. Dependable Systems and Networks, 2004, pp.61-70.
- [7] G.P.Saggese, A.Vetteth, Z.Kalbarczyk and R.Iyer, "Microprocessor sensitivity to failures: control vs. execution and combinational vs. sequential logic," in Proc. Int. Conf. Dependable Systems and Networks, 2005, pp.760-769.

---

# REFERENCES

- [8] J. Blome, S.Mahlke, D.Brandley and K.Flautner, "A microarchitectural analysis of soft error propagation in a production-level embedded microprocessor," in Proc. Workshop in Architectural Reliability, 2005 (cited in Ref.9)
- [9] P.N.Sanda, J.W.Kellington, P.Kudva, R.Kalla, R.B.McBeth, J.Ackaret, R.Lockwood, J.Schumann and C.R.Jones, "Softerror resilience of the IBM POWER6 processor," IBM J. Res. & Dev., vol.52, no.3, pp.275-283, 2008.
- [10] S.S.Mukherjee, C.Weaver, J.Emer, S.K.Renhardt and T.Austin, "A Systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor," in Proc. Int. Symp. on Microarchitecture, 2003, pp.29-40.
- [11] G.Asadi and M.B.Tahoori, "Soft error modeling and protection for sequential elements," in Proc. IEEE Symp. DFT VLSI Syst., 2005, pp.463-471.
- [12] S.Krishnaswamy, S.M.Plaza, I.L.Markov and J.P.Hayes, "Enhancing design robustness with reliability-aware resynthesis and logic simulation," in Proc. ICCAD, pp.149- 154, 2007.
- [13] N.Miskov-Zivanov and D.Marculescu, "Modeling and optimization for soft-error reliability of sequential circuits," IEEE Trans. CAD, vol.27, no.5, 2008, pp.803-816.