You'll hear the full details without the marketing spin, in 40 exciting technical presentations by users of EDA tools. Speakers include expert designers from virtually all major companies, including Intel, Samsung, Qualcomm, and many others.
• Robust Design and Test
• Practical Physical Design
• Verification: A Front-End Perspective
• Timing Analysis in the Real World
• Poster Session and Ice Cream Social
• Toward Front-End Design Productivity
• Front-End Development: Embedded Software and Design Exploration
• Power Analysis and IP Reuse
• Front-End Power Planning and Analysis
• Advances in Analog and Mixed-Signal Design
USER TRACK SESSIONS
• Robust Design and Test
• Practical Physical Design
• Verification: A Front-End Perspective
• Timing Analysis in the Real World
• Poster Session and Ice Cream Social
• Toward Front-End Design Productivity
• Front-End Development: Embedded Software and Design Exploration
• Power Analysis and IP Reuse
• Front-End Power Planning and Analysis
• Advances in Analog and Mixed-Signal Design
DAC ARCHIVE INDEXES
-
DAC PHOTOS
-
COMMITTEES
-
SISTER CONFERENCES
- Future Sites
- Sponsors
-
AT-A-GLANCE
-
TECHNICAL PROGRAM
-
USER TRACK
-
TUTORIALS
-
SPECIAL OFFERINGS
-
WORKSHOPS & COLOCATED
-
BY TOPIC AREA
-
COLOCATED EVENTS
- • International Workshop on SLIP
- • NASA/ESA Conference on AHS 2009
- • Microelectronic Systems Education
- • 2nd IEEE International Workshop on HOST
- • 7th IEEE Symposium on Application Specific Processors
- • IEEE/ACM Symposium on Nanoscale Architectures
- • 3rd IEEE International Workshop on DFM&Y 2009
- • North American SystemC Users Group
- • Low-Power Coalition Workshop
- • DFM Workshop - DFM Challenges at Sub-45nm Design
- • Design Automation Summer School 2009
-
ADJUNCT EVENTS
-
ADDITIONAL MEETINGS
BECOME AN EXHIBITOR
EXHIBITOR RESOURCE CENTER
PLANNING INFO
THE EXHIBIT FLOOR
PRESS CONTACT
- Executive Committee Admin
- TPC Login
- Panel Committee Admin
- SDC Judges Login
- User Track Committee Review Login
- Call for Papers
- Submission Deadlines, How-to Guides & Submission Links
- DAC Prep
- Reviewer Login
- Travel Visa
- ESTA Guidelines
Online Registration is now open.
How to Register
Information on Fax Registration Form, On-line Registration, Exhibitor Full Free Registration and Exhibitor Booth Staff registration.- Registration Details
Detailed pricing, what each type of registration includes, refund and cancelation policies, and on-site hours.
- Membership Discount
Find out how you can SAVE BIG BUCKS by joining IEEE or SIGDA! - Travel Visa Info
Conference attendees from outside the United States are urged to begin their visa application early. The waiting time can be long and varies from country to country. - Scholarship for DAC Alumni between Employment
The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 200 of the leading electronics design suppliers.
Type the conference year plus your search item to return results for a sepcific year. For example: "46th verification" returns all the events that have the keyword verification associated with them for the 46th DAC.
• 8/17/09 - 46th DAC Announces Final Attendance Numbers
• 7/30/09 - 46th DAC Announces Preliminary Attendance Figures
• 7/27/09 - Voting Opens Today for Second Annual “Best of DAC” Awards
• 7/27/09 - DAC Goes Green at Moscone This Week
• 7/27/09 - Announces Winners of 2009 DAC/ISSCC Student Design Contest
• 7/30/09 - 46th DAC Announces Preliminary Attendance Figures
• 7/27/09 - Voting Opens Today for Second Annual “Best of DAC” Awards
• 7/27/09 - DAC Goes Green at Moscone This Week
• 7/27/09 - Announces Winners of 2009 DAC/ISSCC Student Design Contest
Click Here for User Track Presentations & Posters
47th DAC (2010) Call for Papers
Adventures in ASIC
ASIC-SoC-VLSI Design
John Blyler's JB's Circuits
Brian Bailey's Verification Vertigo
Cool Verification
Deep Chip
DFT Digest
Digital Electronics Blog
EDA Blog
EDA DesignLine
EDA Confidential
Eric's Blog for Work
John's Semi-Blog
Grant Martin's Taken for Granted
Harry the ASIC Guy
Paul McLellan EDA Graffiti
Pallab Chatterjee's Pallab's Place
Daniel Payne's EDA Thoughts
PLD DesignLine
Practical Chip Design
TechGuri
DAC's Official Wire Service:
Follow us!
Join us!
VIEW the 46th KEYNOTES!
Tuesday KeynoteFu-Chieh Hsu - Vice President, Design and Technology Platform, Taiwan Semiconductor Manufacturing Company, Ltd.
Wednesday KeynoteWilliam J. Dally - Chief Scientist and Senior Vice President of Research, NVIDIA Corp.
VIEW the Panel videos!
KEYNOTE PANEL:
SPECIAL PLENARY PANEL:
DAC 2009 Best Paper Award
A Robust and Efficient Harmonic Balance (HB) Using Direct Solution of HB Jacobian
Amit Mehrotra - Berkeley Design Automation, Santa Clara, CA
Abhishek Somani - Berkeley Design Automation, Bangalore, India
DAC Best User Track Poster Award
Attacking Constraint Complexity in Large Scale Random Verification Environment
Ben Chen, Srinath Atluri, Harish Krishnamoorthy - Cisco Systems, Inc., San Jose, CA
Alex Wakefield, Balamurugan Veluchamy - Synopsys Inc., Mountain View, CA
DAC Best User Track Poster Award Honorable Mention
Timing Closure in 65-Nanometer ASICs using Statistical Static Timing Analysis Design Methodology
Llewellyn Marshall, Eric Foreman - IBM Corp., Essex Jct, VT
Visualizing Debugging using Transaction Explorer in SOC System Verification
Alicia Strang, Robert Carden IV - Marvell Semiconductor Inc., Aliso Viejo, CA
| © 2009 ACM/EDAC/IEEE Design Automation Conference | Privacy Policy | Contact Us | Sitemap | ||
 |
|||||