 |
 |
 |
 |
 |
 |
 |
|
|
|
| WEDNESDAY, June 15, 2005, 8:30 AM - 10:00 AM | Room: 210CD | ||
|
TOPIC AREA: PHYSICAL CIRCUIT DESIGN (methods) | ||
| SESSION 17 | |||
| PANEL: My Giga Hertz: Does Yours? | |||
| Chair: Rick Merritt - EE Times, San Mateo, CA | |||
| Organizers: Phil Dworsky | |||
| Nearly every SoC will have an interface that relies on high-speed interconnect technology. Today, designers are "comfortable" with connections that run at 100's of megahertz, but making the transition to standards like PCI Express will instantly bring them into the GHz range, introducing a whole new universe of design challenges. Designers will need to understand the challenges they'll face as well as what to look for in the solutions they acquire to add this kind of technology to their SoCs. | |||
 17.1 |
PANEL: My Giga Hertz: Does Yours? |
||
| Speaker(s): | John F. D'Ambrosia - Tyco Electronics Corp., Harrisburg, PA Adam Healey - Agere Systems, Inc., Allentown, PA Boris Litinsky - RF Micro Devices, Inc., Greensboro , NC John T. Stonick - Synopsys, Inc., Hillsboro, OR Joe Abler - IBM Corp., Research Triangle Park, NC | ||
 | |||