· Daily Matrices
· DAC Pavilion Panels
· Management Day@DAC
· Wireless Wednesday
· Search the Program

· Keynotes
· Papers
· Panels
· Special Sessions
· Monday Tutorial
· Friday Tutorials

· Intro to EDA
· Integrated Design Systems Workshop
· UML for SoC Design
· Women's Workshop

· RTL Handoff
· Core-based SoC Design























WEDNESDAY, June 15, 2005, 8:30 AM - 10:00 AM | Room: 208AB
TOPIC AREA:  SYSTEM-LEVEL DESIGN AND VERIFICATION (mixed tools and methods)

   SESSION 20
  Application Specific Architecture Design Tools
  Chair: Nikil Dutt - Univ. of California, Irvine, CA
  Organizers: Joachim Gerlach, Margarida Jacome

  This session addresses tools and methods to support design space exploration and specialization of embedded computing systems, critical towards achieving increasingly stringent performance and energy efficiency requirements. The first paper proposes an application source code micro-profiling approach for fast and accurate characterization of embedded applications during ASIP design. The second paper proposes physically-aware methods for simultaneous partitioning, scheduling, and placement of tasks on dynamically reconfigurable architectures. The third and fourth papers address fast early simulation taking advantage of evaluation reuse schemes and virtual synchronization techniques.

    20.1   Fine-grained Application Source Code Profiling for ASIP Design
  Speaker(s): Kingshuk Karuri - RWTH Aachen Univ., Aachen, Germany
  Author(s): Kingshuk Karuri - RWTH Aachen Univ., Aachen, Germany
Mohammad Al Faruque - RWTH Aachen Univ., Aachen, Germany
Stefan Kraemer - RWTH Aachen Univ., Aachen, Germany
Rainer Leupers - RWTH Aachen Univ., Aachen, Germany
Gerd Ascheid - RWTH Aachen Univ., Aachen, Germany
Heinrich Meyr - RWTH Aachen Univ., Aachen, Germany
    20.2Physically-aware HW-SW Partitioning for reconfigurable architectures with partial dynamic reconfiguration
  Speaker(s): Sudarshan Banerjee - Univ. of California, Irvine, CA
  Author(s): Sudarshan Banerjee - Univ. of California, Irvine, CA
Elaheh Bozorgzadeh - Univ. of California, Irvine, CA
Nikil Dutt - Univ. of California, Irvine, CA
    20.3sPerformance Simulation Modeling for Fast Evaluation of Pipelined Scalar Processor by Evaluation Reuse
  Speaker(s): Ho Young Kim - KAIST, Daejeon, South Korea
  Author(s): Ho Young Kim - KAIST, Daejeon, South Korea
Tag Gon Kim - KAIST, Daejeon, South Korea
    20.4sTrace-Driven HW/SW Cosimulation Using Virtual Synchronization Technique
  Speaker(s): Dohyung Kim - Seoul National Univ., Seoul, South Korea
  Author(s): Dohyung Kim - Seoul National Univ., Seoul, South Korea
Youngmin Yi - Seoul National Univ., Seoul, South Korea
Soonhoi Ha - Seoul National Univ., Seoul, South Korea