· Daily Matrices
· DAC Pavilion Panels
· Management Day@DAC
· Wireless Wednesday
· Search the Program

· Keynotes
· Papers
· Panels
· Special Sessions
· Monday Tutorial
· Friday Tutorials

· Intro to EDA
· Integrated Design Systems Workshop
· UML for SoC Design
· Women's Workshop

· RTL Handoff
· Core-based SoC Design























THURSDAY, June 16, 2005, 8:30 AM - 10:00 AM | Room: 210CD
TOPIC AREA:  POWER (methods)

   SESSION 37
  PANEL: Should Our Power Approach Be Current?
  Chair: Tim Fox - Deutsche Bank, Baltimore, MD
  Organizers: Lou Covey, Susan Lippincott Mack

  The metric for success has changed from performance and area to power consumption in nanometer SoC designs, especially in the huge market for handheld/wireless consumer electronics. Although "power" is often the stated concern, current is the real issue. Leaders from across the silicon design chain discuss how they cope with leakage current today and their vision to address the problem in order for the electronics industry to successfully move below 90 nm.

    37.1   PANEL: Should Our Power Approach be Current?
  Speaker(s): David Heacock - Texas Instruments, Inc., Dallas, TX
Vess Johnson - Nascentric, Inc., Austin, TX
Andrew Yang - Apache Design Solutions, Inc., Mountian View, CA
Ed Huijbregts - Magma Design Automation, Inc., Eindhoven, Netherlands
Paul Zuchowski - IBM Corp., Essex Junction, NJ
Avner Kornfeld - Intel Corp., Hillsboro, OR