· Daily Matrices
· DAC Pavilion Panels
· Management Day@DAC
· Wireless Wednesday
· Search the Program

· Keynotes
· Papers
· Panels
· Special Sessions
· Monday Tutorial
· Friday Tutorials

· Intro to EDA
· Integrated Design Systems Workshop
· UML for SoC Design
· Women's Workshop

· RTL Handoff
· Core-based SoC Design























TUESDAY, June 14, 2005, 10:30 AM - 12:00 PM | Room: 208AB
TOPIC AREA:  NANOMETER ANALYSIS AND SIMULATION (methods)

   SESSION 5
  Analog Macromodeling
  Chair: Georges Gielen - Katholieke Universiteit, Leuven, Belgium
  Organizers: Geert Van Der Plas, Helmut Graeb

  This session presents recent advances in automatic generation of macromodels for analog circuits. The first paper shows piecewise polynomial nonlinear modeling of I/O buffers. The second paper describes a new method to create a structural model by decoupling internal feedback loops. The third paper presents a new response surface modeling technique that combines support vector machines and dynamic learning schemes.

    5.1   Automated Nonlinear Macromodeling of Output Buffers for High-Speed Digital Applications
  Speaker(s): Ning Dong - Univ. of Minnesota, Minneapolis, MN
  Author(s): Ning Dong - Univ. of Minnesota, Minneapolis, MN
Jaijeet Roychowdhury - Univ. of Minnesota, Minneapolis, MN
    5.2Systematic Development of Analog Circuit Structural Macromodels Through Behavioral Model Decoupling
  Speaker(s): Ying Wei - State Univ. of New York, Stony Brook, NY
  Author(s): Ying Wei - State Univ. of New York, Stony Brook, NY
Alex Doboli - State Univ. of New York, Stony Brook, NY
    5.3A Combined Feasibility and Performance Macromodel for Analog Circuits
  Speaker(s): Mengmeng Ding - Univ. of Cincinnati, Cincinnati, OH
  Author(s): Mengmeng Ding - Univ. of Cincinnati, Cincinnati, OH
Ranga Vemuri - Univ. of Cincinnati, Cincinnati, OH