Search or browse RESULTS for:

SESSION 20    ADVANCED TOPICS IN PROCESSOR AND SYSTEM VERIFICATION


20.3   Shielding Against Design Flaws with Field Repairable Control Logic
Author(s):Ilya Wagner, Valeria Bertacco, Todd Austin
Speaker(s): Ilya Wagner
PAPER >> - 20_3.PDF


SLIDES >> - 20-3.PPT


SESSION DESCRIPTION:
The session presents four papers on dynamic verification and real-time fault
detection in processors and systems-on-chip. The first two papers present
various interesting aspects of successful verification of complex
microprocessor (the Merom processor from Intel) and system-on-a-chip, (the Cell
processor from Sony, Toshiba, IBM). The third paper describes methods for
real-time detection and recovery from functional bugs, and the last paper deals
with stimuli generation for a processor-based multimedia system-on-a-chip.